Power MOSFET

25 V, 334 A, Single N-Channel, SO-8FL

Features

- Integrated Schottky Diode
- Optimized Design to Minimize Conduction and Switching Losses
- Optimized Package to Minimize Parasitic Inductances
- Optimized material for improved thermal performance
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- High Performance DC-DC Converters
- System Voltage Rails
- Netcom, Telecom
- · Servers & Point of Load

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter	Symbol	Value	Units
Drain-to-Source Voltage	V_{DSS}	25	V
Gate-to-Source Voltage	V_{GS}	±20	V
Continuous Drain Current $R_{\theta JA}$ ($T_A = 25^{\circ}C$, Note 1)	I _D	54	Α
Power Dissipation $R_{\theta JA}$ ($T_A = 25^{\circ}C$, Note 1)	P _D	3.2	W
Continuous Drain Current $R_{\theta JC}$ ($T_C = 25^{\circ}C$, Note 1)	Ι _D	334	Α
Power Dissipation $R_{\theta JC}$ ($T_C = 25^{\circ}C$, Note 1)	P _D	125	W
Pulsed Drain Current (t _p = 10 μs)	I _{DM}	568	Α
Single Pulse Drain-to-Source Avalanche Energy (Note 1) ($I_L = 57 \text{ A}_{pk}$, $L = 0.3 \text{ mH}$)	E _{AS}	487	mJ
Drain to Source dV/dt	dV/dt	7	V/ns
Maximum Junction Temperature	T _{J(max)}	150	°C
Storage Temperature Range	T _{STG}	–55 to 150	°C
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 2)	T _{SLD}	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Values based on copper area of 645 mm² (or 1 in²) of 2 oz copper thickness

- and FR4 PCB substrate.
- 2. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
- 3. This is the absolute maximum rating. Parts are 100% UIS tested at $T_J = 25^{\circ}C$, $V_{GS} = 10 \text{ V}, I_L = 37 \text{ A}, E_{AS} = 205 \text{ mJ}.$

THERMALCHARACTERISTICS

Parameter	Symbol	Max	Units
Thermal Resistance, Junction-to-Ambient (Note 1 and 4) Junction-to-Case (Note 1 and 4)	$egin{array}{l} R_{ hetaJA} \ R_{ hetaJC} \end{array}$	38.9 1.0	°C/W

4. Thermal Resistance $R_{\theta JA}$ and $R_{\theta JC}$ as defined in JESD51–3.




ON Semiconductor®

www.onsemi.com


V _{GS}	MAX R _{DS(on)}	TYP Q _{GTOT}
4.5 V	1.0 m Ω	37.8 nC
10 V	$0.7~\text{m}\Omega$	82 nC

PIN CONNECTIONS

SO8-FL (5 x 6 mm)



N-CHANNEL MOSFET



ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 6 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	250 μΑ	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J	I _D = 10 mA reference to 25°C			16		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 20 V	T _J = 25°C			500	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$	= +20 V			+100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		1.2		2.1	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 10 mA referer	ice to 25°C		3.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		0.56	0.7	
		V _{GS} = 4.5 V	I _D = 30 A		0.79	1	mΩ
Forward Transconductance	9FS	V _{DS} = 12 V, I _D	= 20 A		101		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C _{ISS}				5538		
Output Capacitance	Coss	V _{GS} = 0 V, f = 1 MHz	z, V _{DS} = 12 V		3416		pF
Reverse Transfer Capacitance	C _{RSS}	1			175.3		1
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 12 \text{ V}; I_D = 30 \text{ A}$			37.8		nC
Threshold Gate Charge	Q _{G(TH)}				2.3		
Gate-to-Source Charge	Q _{GS}				11.8		
Gate-to-Drain Charge	Q_{GD}				8		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 12 V; I _D = 30 A			82		nC
Gate Resistance	R_{G}	T _A = 25°0	C		1.3	2	Ω
SWITCHING CHARACTERISTICS, V _{GS} = 4.5	V (Note 5)				•		•
Turn-On Delay Time	t _{d(ON)}				16.9		
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DD} = 12$	2 V In = 15 A		42.3		ns
Turn-Off Delay Time	t _{d(OFF)}	$R_G = 3.0$	Ω		46.3		
Fall Time	t _f				30.9		
SWITCHING CHARACTERISTICS, V _{GS} = 10	V (Note 5)						
Turn-On Delay Time	t _{d(ON)}				10.9		
Rise Time	t _r	Vcs = 11.5 V. Vp	n = 12 V		33.2		1
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 11.5 \text{ V}, V_{DD} = 12 \text{ V},$ $I_{D} = 15 \text{ A}, R_{G} = 3.0 \Omega$			58.3		ns ns
Fall Time	t _f				23.3		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.35	0.6	
		$I_{S} = 2.0 \text{ A}$	T _J = 125°C		0.27		V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			66.7		
Charge Time	t _a				33.1		ns
Discharge Time	t _b				33.6		1
Reverse Recovery Charge	Q _{RR}				90		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V_{GS}




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics




Figure 14. GFS vs. I_D


Figure 15. Avalanche Characteristics

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS4H01NFT1G	SO8-FL (Pb-Free)	1500 / Tape & Reel
NTMFS4H01NFT3G	SO8-FL (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






A = Assembly Location

Y = Year

W = Work Week
ZZ = Lot Traceability

PACKAGE DIMENSIONS

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE L



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative